On Design Iteration #4

New Issue

jeff · 2021-03-21T20:49:38Z

jeff commented

2021-03-21 20:49:38 +00:00

Make the first design obvious. The first PCBs were understandable with the naked eye¹. (1" wires to 1 elecctron-wide wires) The same should be done with software designs. Make the obvious, malleable, and simple. Do not be concerned with performance or adaptability; these will be handled on subsequent passes.

For example, if you design includes a cache, remove that component until you are about to reach a v1 status. Adding in a cache increases complexity and could prevent you from getting to a v1 on time.

¹ Learn Engineering - What is a PCB?

Make the first design obvious. The first PCBs were understandable with the naked eye<sup>1</sup>. (1" wires to 1 elecctron-wide wires) The same should be done with software designs. Make the obvious, malleable, and simple. Do not be concerned with performance or adaptability; these will be handled on subsequent passes. For example, if you design includes a cache, remove that component until you are about to reach a v1 status. Adding in a cache increases complexity and could prevent you from getting to a v1 on time. <sup>1</sup> [Learn Engineering - What is a PCB?](https://www.youtube.com/watch?v=YJr-kHy6STg)

Sign in to join this conversation.

No Label

Dev Ready

Issue Not Ready

Tech Debt

No Milestone

No project

No Assignees

1 Participants

Notifications

Due Date

The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: simplesystems/engineering-resources#4